






# 01



## CPU CORE SVID



## VCCST PWRGD



dGPU PEG\*16  
Lane Reversed




dGPU PEG\*16  
Lane Reversed

DMI

DMI

Intel Wigig


EDP Panel






Follow KBL H EDS page 139 to 45W(GT2): +VCCGT=55A  
 Follow KBL H DG page 564 to place Cap  
 22uF x 8, 10uF x 16, 1uF x 21

05





**Quanta Computer Inc.**

**PROJECT : ZGL**


Size	Document Number	Rev
	<b>Kabylake 4/7 (POWER)</b>	1A
Date:	Thursday, July 06, 2017	Sheet 5 of 72

Follow KBL H EDS page 141 to 45W(GT2): VCCSA=11.1A


Follow KBL H DG page 564 to place Cap  
47 $\mu$ F x 2, 10 $\mu$ F x 7, 1 $\mu$ F x3

Follow KBL H EDS page 141 45W: VDDQ=2.8A

Follow KBL H DG page 564 to place Cap  
22 $\mu$ F x 4, 10 $\mu$ F x 10




Follow KBL H EDS page 137 to 45W(GT2): VCC\_CORE=68A

Follow KBL H DG page 564 to place Cap  
47uF x 4, 22uF x 8, 10uF x 28, 1uF x63









MB USB3.0#1(Right,BC1.2)

(44) USB3\_TXN1

(44) USB3\_TXP1

(44) USB3\_RXN1

(44) USB3\_RXP1

MB USB3.0#2(Left)

(44) USB3\_TXN2

(44) USB3\_TXP2

(44) USB3\_RXN2

(44) USB3\_RXP2


MB USB3.0#3(Left)

(44) USB3\_TXN3

(44) USB3\_TXP3

(44) USB3\_RXN3

(44) USB3\_RXP3




Quanta Computer Inc.


PROJECT : ZGL


Size	Document Number	Rev
	PCH 1/7 (DMI/FDI/VIDEO)	1A



Date: Thursday, July 06, 2017 Sheet 9 of 72












Pin Name	Strap description	Sampled	Configuration	note
GPP_B18 (GSPi0_MOSI)	No reboot	PCH_PWROK	0 = *Disable No Reboot (IPD 20K) 1 = Enable No Reboot Mode	+3V  R21327 *1K_1%_4 GSPi0_MOSI
GPP_B22 (GSPi1_MOSI)	Boot BIOS Strap Bit (BBS)	PCH_PWROK	0 = *SPI (IPD 20K) 1 = LPC	+3V  R21328 *1K_1%_4 GSPi1_MOSI


**Quanta Computer Inc.**  
**PROJECT : ZGL**


Size	Document Number	Rev
	<b>PCH 5/7 (GPIO/MISC)</b>	1A
Date:	Monday, July 10, 2017	Sheet 13 of 72
























Table 5.3    RAMCFG

Strap Pins see Note			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)

VRAM Table

RAMCFG [2:0]	DESCRIPTION	Vendor	Vendor P/N	TOP P/N	QB P/N	
0x0	GDDR5X 256Mx32 8 GHz	Micron A die	MT58K256M32-100:A			



Table 4.    N17E-G3 GDDR5X Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code /Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V	Micron	MT58K256M32-100:A	A-die	0x0	10 Gbps	N/A	Full	Production ready



Table 1.    N17E-G1/-G2 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code /Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.55V <sup>2</sup>	Samsung	K4G80325FB-HC25	B-die	0x0	8 Gbps	N/A	Full	Production candidate
		1.35V and 1.5V <sup>2</sup>	Micron	MT51J256M32HF-80CA	A-die	0x1	8 Gbps	N/A	Full	Production candidate
		1.35V and 1.55V <sup>2</sup>	Hynix	H5GQ8H24MUR-RMC	M-die	0x0	8 Gbps	N/A	Full	Post-production candidate


Notes:  
1. For N17E-Gx, the maximum allowed memory case temperature is 75 °C, as these are our highest end flagship GPUs.  
2. N17E-Gx runs WCLK up to 3000 MHz with FBVDD=1.35V, 10% is required to run WCLK > 3000 MHz.



	STRAP5
G-SYNC	100K PU
None G-SYNC	100K PD



For ICT test







Table 14.3 GPIO Descriptions for GB4-256 Packages


GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	HVDDO_PWM_VID	O	PWM output to control HVDDO	0 to 1V8 PWM output
GPIO1	GC6M1_GCM_FB_EH	O	FB Enable for GC6 2.1	Open Source 10 K $\Omega$ pull-down
GPIO2	GC6M1_GPU_EVENT#/WAKE	I	GPU Wake signal for GC6 2.1	10K $\Omega$ pull-up to 1V8_A0H1, unless driven actively.
GPIO3	HVDDO_SRAM_PWM	O	PWM output to control the SRAM power supply	0 to 1V8 output
GPIO4	GC6M1_1V8_MAIN_EN	O	GPU power sequencing for GC6 2.1	Open Drain 10K $\Omega$ pull-up to 1V8_A0H1
GPIO5	TRM_LCK	I	Active low Frame Lock	Open Drain 1V8 pull-up to 1V8A0H1
GPIO6	HVDDO_PSE	O	Phase Shedding (see Section 14.3.3)	10 K $\Omega$ pull-up to 1V8_A0H1 to enable multiple phases
GPIO7	LED_B1_PWM	O	Panel Backlight enable Control signal to turn on a logo LED	100 K $\Omega$ pull-down
GPIO8	MEM_VDDO_CTL	O	Memory voltage control	Pull-up/pull-down to set the FBVDD/Q power-on voltage

GPIO9	THERM_ALERT	I/O	Active Low Thermal Alert	Open Drain 10 kΩ pull-up to V18_A01
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100 kΩ pull-down to V18_A01
GPIO11	LCD_VDD	O	Turn on heat sink logic LED when present	100 kΩ pull-up to a gate
GPIO12	Quadro_Power_Brake#	O	Panel Power enable	100 kΩ pull-up to V18_A01
GPIO12	PWR_LEVEL	I	AC power detect or power supply/cordwired input	100 kΩ pull-up to V18_A01
GPIO13	LCD_BLEN	O	LCD Panel Backlight Enable/Backlight; see Section 14.3.4.9	Panel Backlight Enable
GPIO14	HPD_IPFA	I	Hot Plug Detect for IPFA	Inverted Input. See Figure 14.5
GPIO15	HPD_IPFB	I	Hot Plug Detect for IPFB	Inverted Input. See Figure 14.5
GPIO16	GCAM: SYS_PEX_RST_MON#	O	PWM output to control Fan Speed see Section 14.3.4.9 for definition/System side Fan Speed monitor	10k pull-up to a gate (3V3)
GPIO17	HPD_IPFD	I	Hot Plug Detect for IPFD	10 kΩ pull-up to V18_A01 unless actively driven
GPIO17	HPD_IPFD	I	Hot Plug Detect for IPFD	Inverted Input. See Figure 14.5
GPIO18	HPD_IPFE	I	Hot Plug Detect for IPFE	Inverted Input. See Figure 14.5
GPIO19	3D Vision/STEREO	O	3D Vision L/R Signal	100 kΩ pull-down
GPIO20	HVDDQ_PSI GCS_MODE	O		
GPIO21	RASTER_SYNCED	I/O	Input when master GPU or Output when Slave GPU	100K pull-down
GPIO22	SWAP_RDY# or SWAPRDY	I/O	SLI SWAP READY OUT	



GPI023	GCAM_GPU_FEXT_RST_HOLD#	I/O	GPU PCIe reset controller when master GPU or Output when Slave GPU (SU with more than 2 boards only)	Open Drain 10 kΩ pull-up to a gated VIO100K pull-down
GPI024	HPO_IFF#	I	Hot plug detect for HPE	Inverted input. See Figure 14.5
GPI025	UNUSED	I/O		
GPI027	HPO_IPC#	I	Hot plug detect for HPE	Inverted input. See Figure 14.5
GPI028	OC_WARN#IN#	I	Over current throttling trigger	10 kΩ pull-up to VIO_A0IN
GPI029	EDPC_OUTPUT_CAP	I	Input from power supply	0 to VIO
GPI030	UNUSED	I/O		


GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
OVERT	OVERT	I/O	Catastrophic Over Temperature	100 kΩ pull-up to 3V3_AON






for GC6









# CHANNEL A: GDDR5x (FBA 0-31)

MF=1 mirrored

27





Table 9.42 GDDR5X Command Mapping (GB4/256 packages)


Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CAS*
FBA_CMD1	FBA_CMD17	RST*
FBA_CMD2	FBA_CMD18	RA*
FBA_CMD3	FBA_CMD19	A1_A9
FBA_CMD4	FBA_CMD20	A0_A10
FBA_CMD5	FBA_CMD21	A12_A13
FBA_CMD6	FBA_CMD22	AB1*
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	A7_A8
FBA_CMD9	FBA_CMD25	A4_BA2
FBA_CMD10	FBA_CMD26	A5_BA1
FBA_CMD11	FBA_CMD27	A3_BA3
FBA_CMD12	FBA_CMD28	A2_BA0
FBA_CMD13	FBA_CMD29	CKE*
FBA_CMD14	FBA_CMD30	A14_A15
FBA_CMD15	FBA_CMD31	WE*



# CHANNEL A: GDDR5x (FBA 32-63)

MF=0 Normal

28





## MF=0 Normal

# CHANNEL C: GDDR5x (FBB 0-31)

MF=1 mirrored

31






Table 9.42 GDDR5X Command Mapping (GB4/256 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CAS*
FBA_CMD1	FBA_CMD17	RST*
FBA_CMD2	FBA_CMD18	RA5*
FBA_CMD3	FBA_CMD19	A1_A9
FBA_CMD4	FBA_CMD20	A0_A10
FBA_CMD5	FBA_CMD21	A12_A13
FBA_CMD6	FBA_CMD22	AB1*
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	A7_A8
FBA_CMD9	FBA_CMD25	A4_BA2
FBA_CMD10	FBA_CMD26	A5_BA1
FBA_CMD11	FBA_CMD27	A3_BA3
FBA_CMD12	FBA_CMD28	A2_BA0
FBA_CMD13	FBA_CMD29	CKE*
FBA_CMD14	FBA_CMD30	A14_A15
FBA_CMD15	FBA_CMD31	VE*

# CHANNEL C: GDDR5x (FBC 32-63)

MF=0 Normal

32





# CHANNEL D: GDDR5x (FBD 0-31)

MF=1 mirrored

33





Table 9.42 GDDR5X Command Mapping (G84/256 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CAS*
FBA_CMD1	FBA_CMD17	RST*
FBA_CMD2	FBA_CMD18	RA5*
FBA_CMD3	FBA_CMD19	A1_A9
FBA_CMD4	FBA_CMD20	A0_A10
FBA_CMD5	FBA_CMD21	A12_A13
FBA_CMD6	FBA_CMD22	AB1*
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	A7_A8
FBA_CMD9	FBA_CMD25	A4_BA2
FBA_CMD10	FBA_CMD26	A5_BA1
FBA_CMD11	FBA_CMD27	A3_BA3
FBA_CMD12	FBA_CMD28	A2_BA0
FBA_CMD13	FBA_CMD29	CKE*
FBA_CMD14	FBA_CMD30	A14_A15
FBA_CMD15	FBA_CMD31	VE*



# CHANNEL D: GDDR5x (FBD 32-63)

MF=0 Normal

34











Table 9.42 GDDR5x Command Mapping (GB4-256 packages)

Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	CAS*
FBA_CMD1	FBA_CMD17	RST*
FBA_CMD2	FBA_CMD18	RA*
FBA_CMD3	FBA_CMD19	A1_A9
FBA_CMD4	FBA_CMD20	A0_A10
FBA_CMD5	FBA_CMD21	A12_A13
FBA_CMD6	FBA_CMD22	AB*
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	A7_A8
FBA_CMD9	FBA_CMD25	A4_BA2
FBA_CMD10	FBA_CMD26	A5_BA1
FBA_CMD11	FBA_CMD27	A3_BA3
FBA_CMD12	FBA_CMD28	A2_BA0
FBA_CMD13	FBA_CMD29	CKE*
FBA_CMD14	FBA_CMD30	A14_A15
FBA_CMD15	FBA_CMD31	VIE*






**Quanta Computer Inc.**  
**PROJECT : ZGL**

**eDP re-Driver**








Size Document Number Rev 1A

Date: Thursday, July 06, 2017 Sheet 35 of 72










## HDMI LEVEL SHIFT












42




+5V\_S5 ○ R67251 \*Short\_0805

+3VPCU ○ R67249 \*0\_5%\_4

+3V\_S5 ○ R67250 \*Short\_0402

I2C\_ADDR  
'0' - Sets ACE as Primary  
'1' - Sets ACE as Secondary






**Quanta Computer Inc.**


**PROJECT : ZGL**

Size	Document Number	Rev
	<b>Type C(USB3.1/DP) *1</b>	1A
Date:	Thursday, July 06, 2017	Sheet 43 of 72


# USB 3.0(UB3) -Left




# USB2.0 (UB2)-Left



# BC1.2 -U3 OF Right side




# USB 3.0(UB3) -Right







## Codec




## Codec PWR 5V(ADO)




## Mute(ADO)




## Internal Speaker(ADO)




## DC-DET circuit(ADO)




## MIC R/L with 40mils Width




## H.P




## Headphone AMP




G0	G1	Gain (dB)
0	0	-6
0	1	3
1	0	0
1	1	6






















## CPU FAN (THM)




## GPU FAN (THM)



## GPU FAN LED



## CPU Thermal Sensor, Local CPU Thermal Sensor





**Battery**

LED\_B1\_SYS R67173 \*Short\_0402 LED\_B1\_SYS\_R 3  
 LED\_G1\_SYS R67168 \*Short\_0402 LED\_G1\_SYS\_R 2  
 LED\_R1\_SYS R67167 \*Short\_0402 LED\_R1\_SYS\_R 1

R/G/B\_LTST-C19JZRGBW-Q


**Power LED**

LED\_B2\_BAT R67169 \*Short\_0402 LED\_B2\_BAT\_R 3  
 LED\_G2\_BAT R67171 \*Short\_0402 LED\_G2\_BAT\_R 2  
 LED\_R2\_BAT R67170 \*Short\_0402 LED\_R2\_BAT\_R 1


R/G/B\_LTST-C19JZRGBW-Q

+5V\_PCU R67392 \*0.5% 6



# Metal KB(Z=6.8mm)



# Plastic KB(Z=5.8mm)






# Plastic KB(Z=5.8mm)




Metal-Touch PAD


TPD->100kHz, TS=400Khz  
Intel design guide suggestion  
MCP P1W 10u.  
Per inch 3u TS=3x5inch  
400kHz10-100u =2.4-0.4k.  
100kHz 10-100u=9k-1k.




Plastic-Touch PAD




LCD Cover LED







Power strapping for select SWR or LDO mode  
Pull-down -> LDO ; Pull-High -> SWR




For E2500  
if AVDDL/DVDDL comes from internal SWR:  
mount L1, C5, C6, C7  
if AVDDL/DVDDL comes from internal LDO:  
no mount L1, C5, C6, C7

## RJ45 Connector




Quanta Computer Inc.  
PROJECT : ZGL


## Leakage circuit (MPC)





## Transformer


DB0LL1LAN00 --> Main  
DB0Z06LAN00 --> 2'nd  
DB0X81LAN00 --> 2'nd  
DB0Z8VLAN00 --> Change into D












Quanta Computer Inc.

PROJECT : ZGL



OCP=13A  
L ripple current  
= $(19-1.2)*1.2/(1u*500k*19)$   
=2.248A  
Vtrip=13-(2.248/2)\*14.5mohm  
=172.199mV  
Rlimit=172.199mV/5uA\*10=344.39Kohm


	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF





# +VCC\_CORE



62




GT



63

+VIN (45,57,58,59,60,61,62,64,65,66,67,70)  
+VCC\_GT (5,7,61)  
+VCC\_SA (6,61)  
+3VPCU (10,36,39,41,42,45,51,53,54,57,58,61,62,64,66)



VCCSA








# LED Panel (TPS61087)

65


(2,37,42,44,54,58,60,66,67,68,70) +5V\_S5  
(36) +12V\_Panel

+12V\_Panel  
12 Volt +/- 5%  
PEAK : 0.442A  
Width : 20mil



	+VIN	{45,57,58,59,60,61,62,63,64,65,67,70}
	NVDD	{26,67}
	+5V_S5	{2,37,42,44,54,58,60,65,67,68,70}
	+1.8V_AON	{18,21,22,23,24,25,34,68,70}


	+VIN	{45,57,58,59,60,61,62,63,64,65,67,70}
	NVDD	{26,67}
	+5V_S5	{2,37,42,44,54,58,60,65,67,68,70}
	+1.8V_AON	{18,21,22,23,24,25,34,68,70}



MAX Q : NVVDD&NVVDDS

67

+VIN (45,57,58,59,60,61,62,63,64,65,66,70)  
+VIN\_GPU\_TOTAL (66)  
NVVDD (26,66)  
NVVDDS (26,66)  
+5V\_SS (2,37,42,44,54,58,60,65,66,68,70)



N17E-G3(110W/GDDR5)  
1080 MAX Q

NVVDD/NVVDDS  
EDP-Continuous:104.6A  
EDP-Peak:240A  
OCP:264A

N17E-G3(90W/GDDR5)  
1080 MAX Q

NVVDD/NVVDDS  
EDP-Continuous:89A  
EDP-Peak:180A  
OCP:225A



# VGA Core - FBVDDQ\_MEM

+VIN\_GPU\_TOTAL (67)  
FBVDDQ\_MEM (18,19,20,25,27,28,29,30,31,32,33,34)  
+5V\_S5 (2,37,42,44,54,58,60,65,66,67,70)  
+1.8V\_AON (118,21,22,23,24,25,34,66,70)  
+3V (9,10,11,12,13,14,16,17,23,35,36,37,38,39,40,41,45,46,47,48,49,50,51,52,53,54,55,58,59,60,61,64,69,70)


RT8816AGW	
PSI	Mode
<0.4V	1 Phase DCM
0.8V-1V	1 Phase CCM
1.4V-5.5V	2/3 Phase CCM

MEM_VDD_CTRL	FBVDDQ_MEM	
1	1.55V/1.5V	
0	1.35V	

FBVDDQ_MEM	R1	R2
1.55V	35.7K	53.6K
1.5V	30.9K	69.8K




Rds(on)=2.5mohm(MAX)






Rds(on)=2.5mohm(MAX)

N17E-G3 (90W/GDDR5)  
1080Q


FBVDDQ\_MEM  
EDP-Continuous:32.8A  
EDP-Peak:47.3A  
OCP:65A



TDC : 2.21A  
PEAK : 2.95A  
Width : 100mil

[illegible]

Power Tree Table





Model	Date	CHANGE LIST
ZGL REV:A	2/16	1. FIRST RELEASED
ZGL REV:B	3/16	1. Del R21309 and stuff R67240 for power sequence 2. Add D13095 for GPU_THROTTING# issue 3. Stuff Q7945 for G-sync 4. Add TVS on HDMI/DP port for MB L&L 5. Stuff R20825/R20828 for EA fail 6. Change Subwoofer ALC105 to ALC1006 for Design change 7. Reverse HDD Function 8. Change R21738/R21801 for Auto detect and change PCIE/SATA re-driver IC EQ0/EQ1 setting for EA fail
ZGL REV:C	5/22	1. Add C96247/C96248/C96281/C96280 for MB L&L ESD 2. Add R20915/R20917/R67381 for EDP Re-driver EA 3. Change R22118/R22119/R22120/R22121/R22122/R22123/R22124/R22125 to 6.2 ohm for HDMI EA 4. Change C94925/C94929 to 2.2UF for Codec EA 5. Change R67206/R67207 to 33 ohm for Smart AMP EA 6. Del L4271 and add U13161 for HP background noise 7. Change R382/R20887 to 100K and add U13158/U13159 circuit for S5 current leakage 8. Add Q7949 to 2nd SMBUS for USB UCSI function
ZGL REV:D	7/6	1. Change 0ohm resister to shortpad 2. Keep Q34 in main source: PJX138K for HDMI HDCP issue 3. Change R67206 / R67207 to 47 ohm , stuff R67263 & un-stuff R67262 , un-stuff C94947 & change R21454 to shortpad for Audio BOBO nosie 4. Change R67023 to 931 0hm for LED brightness design 5. Change MR1 ( Hall sensor IC) to AL008132005 for S3 can't sleep issue 6. Keep PL8002/PL9019/PL9020/PL9021/PL9022 PN (CV+24Z0MZ00 (CYN)) for Noise